Publications

(2024). The Impact of Run-Time Variability on Side-Channel Attacks Targeting FPGAs. Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems.

Cite DOI

(2024). Protecting Safety-Critical Systems: a Software Approach. The 2nd CINI Summer School on High Performance Computing and Emerging Technologies.

Cite

(2024). Profiling vs Static Analysis: The Impact on Precision Tuning. SAC ‘24: Proceedings of the 39th ACM/SIGAPP Symposium on Applied Computing.

Cite DOI

(2024). Precision Tuning the Rust Memory-Safe Programming Language. 15th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 13th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms (PARMA-DITAM 2024).

Cite DOI URL

(2024). Optimizing Quantum Circuit Synthesis with Dominator Analysis. 42nd IEEE International Conference on Computer Design, ICCD 2024, Milan, Italy, November 18-20, 2024..

Cite DOI URL

(2024). Investigating The Health State Of X.509 Digital Certificate. Proceedings of the 2024 IEEE International Conference on Cyber Security and Resilience (CSR), London, United Kingdom, September 2-4, 2024.

Cite DOI URL

(2024). Functional ISS-Driven Verification of Superscalar RISC-V Processors. 2024 31st IEEE International Conference on Electronics, Circuits and Systems (ICECS).

Cite DOI

(2024). Extending the Legio Resilience Framework to Handle Critical Process Failures in MPI. 2024 32nd Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP).

Cite DOI

(2024). Design of a Quantum Walk Circuit to Solve the Subset-Sum Problem. Proceedings of the 61st ACM/IEEE Design Automation Conference, DAC 2024.

Cite DOI URL

(2024). Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms. 2024 31st IEEE International Conference on Electronics, Circuits and Systems (ICECS).

Cite DOI

(2024). A Quantum Circuit to Execute a Key-Recovery Attack Against the DES and 3DES Block Ciphers. IEEE International Conference on on Quantum Computing and Engineering (QCE), 2024, Montreal, Quebec, Canada, September 15-20, 2024.

Cite DOI URL

(2024). A High Efficiency Hardware Design for the Post-Quantum KEM HQC. 2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

Cite DOI

(2024). A geometric XAI approach to protein pocket detection. CEUR Workshop Proceedings: Joint of the 2nd World Conference on eXplainable Artificial Intelligence Late-Breaking Work, Demos and Doctoral Consortium, xAI-2024:LB/D/DC.

Cite

(2023). The Legio Fault Resilience Framework: Design and Rationale. Proceedings of the 20th ACM International Conference on Computing Frontiers.

Cite DOI

(2023). HLS-based acceleration of the BIKE post-quantum KEM on embedded-class heterogeneous SoCs. 2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS).

Cite DOI

(2023). Fault Awareness in the MPI 4.0 Session Model. Proceedings of the 20th ACM International Conference on Computing Frontiers.

Cite DOI

(2023). Exploit Approximation to Support Fault Resiliency in MPI-based Applications. 53rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W).

Cite DOI

(2023). Enabling Software Technologies for Critical COTS-based Spacecraft Systems. Proceedings of 20th ACM International Conference on Computing Frontiers (CF'23).

Cite DOI

(2023). Compiler-Injected SIHFT for Embedded Operating Systems. 20th ACM International Conference on Computing Frontiers (CF'23).

Cite DOI

(2023). An Efficient Unified Architecture for Polynomial Multiplications in Lattice-Based Cryptoschemes. Proceedings of the 9th International Conference on Information Systems Security and Privacy - ICISSP.

Cite DOI URL

(2023). A Flexible ASIC-Oriented Design for a Full NTRU Accelerator. ASPDAC ‘23: Proceedings of the 28th Asia and South Pacific Design Automation Conference.

Cite DOI URL

(2022). Precision Tuning in Parallel Applications. 13th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 11th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms (PARMA-DITAM 2022).

Cite DOI URL

(2022). On the use of hardware accelerators in QC-MDPC code-based cryptography. CF ‘22: Proceedings of the 19th ACM International Conference on Computing Frontiers.

Cite DOI URL

(2022). On the Effectiveness of True Random Number Generators Implemented on FPGAs. Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2022.

Cite DOI URL

(2022). Hardware-Software Co-Design of BIKE with HLS-Generated Accelerators. 2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS).

Cite DOI

(2022). Efficient Memory Management for Modelica Simulations. 13th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 11th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms (PARMA-DITAM 2022).

Cite DOI URL

(2022). ADD-based Spectral Analysis of Probing Security. Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE) 2022.

Cite DOI

(2021). A Quantum Circuit to Speed-up the Cryptanalysis of Code-based Cryptosystem. EAI SecureComm 2021 - 17th EAI International Conference on Security and Privacy in Communication Networks.

Cite DOI URL

(2021). A Complete Quantum Circuit to Solve the Information Set Decoding Problem. Proceedings - 2021 IEEE International Conference on Quantum Computing and Engineering, QCE 2021.

Cite DOI

(2020). Dynamic Precision Autotuning with TAFFO. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION.

Cite DOI

(2020). Decompilation by Graph Combing. ACACES ‘20 poster session.

Cite

(2020). Automated Precision Tuning in Activity Classification Systems: A Case Study. 11th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures / 9th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms (PARMA-DITAM'20), January 21, 2020, Bologna, Italy.

Cite DOI

(2020). A New Approach to Decompilation. ITASEC20 - Proceedings.

Cite

(2020). A Failure Rate Model of Bit-flipping Decoders for QC-LDPC and QC-MDPC Code-based Cryptosystems. Proceedings of the 17th International Joint Conference on e-Business and Telecommunications, ICETE 2020 - Volume 2: SECRYPT.

Cite DOI URL

(2020). A comprehensive analysis of constant-time polynomial inversion for post-quantum cryptosystems. Proceedings of the 17th ACM International Conference on Computing Frontiers.

Cite DOI

(2020). A Comb for Decompiled C Code. ASIA CCS ‘20: Proceedings of the 15th ACM Asia Conference on Computer and Communications Security.

Cite DOI

(2020). A Collaborative Filtering Approach for the Automatic Tuning of Compiler Optimisations. ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems.

Cite DOI URL

(2019). POSTER: Fixed Point Exploitation via Compiler Analyses and Transformations. ACM International Conference on Computing Frontiers 2019, CF 2019 - Proceedings.

Cite DOI URL

(2019). Performance, Correctness, Exceptions: Pick Three. Proceedings of BAR2019 – Workshop on Binary Analysis Research.

Cite DOI

(2019). Mixed Criticality Scheduling of Probabilistic Real-Time Systems. Dependable Software Engineering. Theories, Tools, and Applications.

Cite DOI URL

(2019). Evaluating the Trade-offs in the Hardware Design of the LEDAcrypt Encryption Functions. Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2019, Genova, Italy, November 27-29, 2019.

Cite DOI URL

(2019). Continuous program optimization via advanced dynamic compilation techniques. PROCEEDINGS 10TH WORKSHOP ON PARALLEL PROGRAMMING AND RUN-TIME MANAGEMENT TECHNIQUES FOR MANY-CORE ARCHITECTURES: 8TH WORKSHOP ON DESIGN TOOLS AND ARCHITECTURES FOR MULTICORE EMBEDDED COMPUTING PLATFORMS (PARMA-DITAM 2019).

Cite DOI

(2019). An Open-hardware Platform for MPSoC Thermal Modeling. Embedded Computer Systems. Architectures, Modeling, and Simulation. SAMOS 19.

Cite DOI URL

(2019). An Event-based Multi-purpose Approach to Computational Sprinting. Proc. 16th IFAC Conference on Programmable Devices and Embedded Systems.

Cite DOI

(2019). A Probabilistic Approach to Energy-Constrained Mixed-Criticality Systems. IEEE International Symposium on Low Power Electronics and Design.

Cite DOI URL

(2018). Managing Heterogeneous Resources in HPC Systems. Proceedings of the 9th Workshop and 7th Workshop on Parallel Programming and RunTime Management Techniques for Manycore Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms.

Cite DOI URL

(2018). Design space pruning and computational workload splitting for autotuning OpenCL applications. Proceedings of the Rapido'18 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools.

Cite DOI URL

(2018). An Unsupervised Approach for Automotive Driver Identification. INTESA ‘18 Proceedings of the Workshop on INTelligent Embedded Systems Architectures and Applications.

Cite DOI URL

(2018). Accelerating a Geometric Approach to Molecular Docking with OpenACC. Proceedings of the 6th International Workshop on Parallelism in Bioinformatics (PBio 2018.

Cite DOI URL

(2018). A Novel Regular Format for X.509 Digital Certificates. 14th International Conference on Information Technology - New Generations, ITNG 2017; Las Vegas; United States; 10 April 2017 through 12 April 2017.

Cite DOI URL

(2017). A dynamic tree-based data structure for access privacy in the cloud. Proceedings of the 8th IEEE International Conference on Cloud Computing Technology and Science (CloudCom 2016), 12-15 December 2016, Luxembourg City, Grand Duchy of Luxembourg.

Cite DOI URL

(2016). A note on fault attacks against deterministic signature schemes. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics).

Cite DOI URL

(2016). A jump-target identification method for multi-architecture static binary translation. Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2016.

Cite DOI URL

(2016). A High-Performance, Energy-Efficient Node for a Wide Range of WSN Applications. Proc. 2016 International Conference on Embedded Wireless Systems and Networks.

Cite DOI URL

(2015). Application autotuning to support runtime adaptivity in multicore architectures. Proceedings - 2015 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, SAMOS 2015.

Cite DOI

(2015). An Accurate Simulation Framework for Thermal Explorations and Optimizations. Proceedings of the 2015 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools.

Cite DOI URL

(2014). A Multiple Equivalent Execution Trace Approach to Secure Cryptographic Embedded Software. Proceedings of the 51th Annual Design Automation Conference, DAC ‘14, San Francisco, CA, USA, June 1–5, 2014.

Cite DOI URL

(2014). A Control-Inspired Iterative Algorithm for Memory Management in NUMA Multicores. Proceedings of the 19th IFAC World CongressProceedings of the 19th IFAC World Congress.

Cite DOI

(2012). A Low-Overhead Heuristic for Mixed Workload Resource Partitioning in Cluster-Based Architectures. Proceeding ARCS'12 Proceedings of the 25th international conference on Architecture of Computing Systems.

PDF Cite DOI

(2012). A Code Morphing Methodology to Automate Power Analysis Countermeasures. DAC ‘12 Proceedings of the 49th Annual Design Automation Conference.

Cite DOI

(2011). A novel fault attack against ECDSA. IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2011.

Cite DOI

(2010). A Monitoring System for NoCs. Proceedings of the Third International Workshop on Network on Chip Architectures.

Cite DOI URL

(2010). A Lightweight Mechanism for Dynamic Linking in Wireless Sensor Networks. Proceedings - 2010 1st IEEE Latin American Symposium on Circuits and Systems, LASCAS 2010.

Cite DOI URL

(2010). A Genetic Approach for WSN Lifetime Maximization Through Dynamic Linking and Management. Proceedings of the 7th ACM workshop on Performance evaluation of wireless ad hoc, sensor, and ubiquitous networks.

Cite DOI URL

(2010). A Compact Transactional Memory Multiprocessor System on FPGA. FPL ‘10 Proceedings of the 2010 International Conference on Field Programmable Logic and Applications.

Cite DOI URL

(2009). A Transform-Parametric Approach to Boolean Matching. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS.

Cite DOI

(2009). A multiprocessor self-reconfigurable jpeg2000 encoder. Proceedings of IPDPS 2009. IEEE International Symposium on Parallel & Distributed Processing, 2009..

Cite DOI URL

(2009). A Framework for Compile-time and Run-time Management of Non-functional Aspects in WSNs Nodes. Digital System Design, Architectures, Methods and Tools, 2009. DSD ‘09. 12th Euromicro Conference on.

Cite DOI URL

(2008). A Modular Approach to Model Heterogeneous MPSoC at Cycle Level. Digital System Design Architectures, Methods and Tools, 2008. DSD ‘08. 11th EUROMICRO Conference on.

Cite DOI URL

(2008). A FPGA coprocessor for the cryptographic Tate pairing over Fp. Proceedings of the International Conference on Information Technology : New Generations (ITNG 2008).

Cite DOI URL

(2007). A Unified Approach to Canonical Form-based Boolean Matching. DAC ‘07 Proceedings of the 44th annual Design Automation Conference.

Cite DOI

(2007). A New Framework for Design and Simulation of Complex Hardware/Software Systems. Digital System Design Architectures, Methods and Tools, 2007. DSD 2007. 10th Euromicro Conference on.

Cite DOI

(2007). A Domain Specific Language for Cryptography. Proceedings of the Forum on Specification and Design Languages (FDL) 2007.

Cite

(2007). A Data Protection Unit for NoC-based Architectures. Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis.

Cite DOI URL

(2005). AES power attack based on induced cache miss and countermeasure. Proceedings of the International Conference on Information Technology: Coding and Computing, 2005 (ITCC 2005).

Cite DOI URL

(2003). A Flexible Framework for Fast Multi-Objective Design Space Exploration of Embedded Systems. Proceedings of PATMOS 2003: IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation.

Cite DOI URL

(2001). A Design Framework to Efficiently Explore Energy-Delay Tradeoffs. Proceedings of CODES 2001: 9th ACM/IEEE International Symposium on Hardware/Software Co-Design.

Cite DOI URL

(1999). A DAG-based Design Approach for Reconfigugrable VLIW Processors. Design, Automation and Test in Europe Conference and Exhibition 1999. Proceedings.

Cite DOI

(1996). Analog circuits placement: A constraint driven methodology. Proceedings of the 1996 IEEE International Symposium on Circuits and Systems - Circuits and Systems Connecting the World (ISCAS 96).

Cite DOI

(1996). A conceptual analysis framework for low power design of embedded systems. 1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.

Cite DOI URL

(1993). A Conceptual-Level Approach to Embedded System Design. Proc. of IEEE-CODES'93, International Workshop on Hardware-Software Co-Design.

Cite