Article-Journal

A Variability-Aware Robust Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints
Manufacturing process variation is dramatically becoming one of the most important challenges related to power and performance …
Cite DOI URL
Architecture Optimization of Application-Specific Implicit Instructions
Dynamic configuration of application-specific implicit instructions has been proposed to better exploit the available parallelism at …
Cite DOI URL
A highly flexible, parallel virtual machine: design and experience of ILDJIT
ILDJIT, a new-generation dynamic compiler and virtual machine designed to support parallel compilation, is introduced here. Our dynamic …
Cite DOI
A Transform-Parametric Approach to Boolean Matching
In this paper, we address the problem of P-equivalence Boolean matching. We outline a formal framework that unifies some of the …
Cite DOI
A pairing SW implementation for smart-cards
The aim of this work is to show the feasibility of the primitives of the identity based cryptosystems for applications in Smart-Cards. …
Cite DOI URL
A parallel dynamic compiler for CIL bytecode
Multi-core technology is being employed in most recent high-performance architectures. Such architectures need specifically designed …
Cite DOI
A Fast, Dynamic, Fine-Detail, Source Level Technique to Estimate the Energy Consumed by Embedded Software on Single-Issue Processor Cores
Cite DOI
Affinity-driven system design exploration for heterogeneous multiprocessor SoC
Continuous advances in silicon technology enable the development of complex System-on-Chip as cooperation among Digital Signal …
Cite DOI
A Framework for Modeling and Estimating the Energy Dissipation of VLIW-based Embedded Systems
This paper describes a technique for modeling and estimating the power consumptionat the system-level for embedded VLIW (Very Long …
Cite DOI URL
A Sensitivity-Based Design Space Exploration Methodology for Embedded Systems
In this paper, we propose a system-level design methodology for the efficient exploration of the architectural parameters of the memory …
Cite DOI URL