Research groups
News
People
Projects
Publications
Join us
Paper-Conference
A Meta-Model Assisted Coprocessor Synthesis Framework for Compiler/Architecture Parameters Customization
Hardware coprocessors are extensively used in modern heterogeneous systems-on-chip (SoC) designs to provide efficient implementation of …
Xydis Sotirios
,
Gianluca Palermo
,
Vittorio Zaccaria
,
Cristina Silvano
Cite
DOI
URL
Adaptive routing and dynamic frequency scaling for NoC power-performance optimizations
Davide Zoni
,
Flich José
,
William Fornaciari
Cite
DOI
URL
An analytical, dynamic, power-performance router model for run-time NoC optimizations
Abstract— Network-on-Chip (NoC) are considered the promi- nent interconnection solution for current and future many-core architectures. …
Davide Zoni
,
Federico Terraneo
,
William Fornaciari
Cite
DOI
A Code Morphing Methodology to Automate Power Analysis Countermeasures
We introduce a general framework to automate the application of countermeasures against Differential Power Attacks aimed at software …
Giovanni Agosta
,
Alessandro Barenghi
,
Gerardo Pelosi
Cite
DOI
A Low-Overhead Heuristic for Mixed Workload Resource Partitioning in Cluster-Based Architectures
The execution of multiple multimedia applications on a modern Multi-Processor System-on-Chip (MPSoC) rises up the need of a Run-Time …
Davide Zoni
,
Patrick Bellasi
,
William Fornaciari
PDF
Cite
DOI
A Methodology and a Case Study of Dynamic Power Management for Embedded Systems
This paper present the results of a study on Dynamic Power Management (DPM) developed in cooperation between Politecnico di Milano and …
S. Bocchio
,
Carlo Brandolese
,
S. Corbetta
,
William Fornaciari
Cite
A PI-based Control Structure as an Operating System Scheduler
Many functions of operating systems are keen to be realised as feedback controllers. Doing so has a non negligible design impact, but …
Martina Maggio
,
Federico Terraneo
,
Alessandro Vittorio Papadopoulos
,
Alberto Leva
Cite
DOI
A sensor-less NBTI mitigation methodology for NoC architectures
CMOS technology improvement allows to increase the number of cores integrated on a single chip and makes Network-on-Chips (NoCs) a key …
Davide Zoni
,
William Fornaciari
Cite
DOI
A Temperature and Reliability Oriented Simulation Framework for Multi-core Architectures
Simone Corbetta
,
Davide Zoni
,
William Fornaciari
Cite
DOI
URL
2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-core Architectures.
The 2PARMA project focuses on the development of parallel programming models and run-time resource management techniques to exploit the …
Cristina Silvano
,
William Fornaciari
,
Stefano CRESPI REGHIZZI
,
Giovanni Agosta
,
Gianluca Palermo
,
Vittorio Zaccaria
,
Patrick Bellasi
,
F. Castro
,
Simone Corbetta
,
Andrea DI BIAGIO
,
Ettore Speziale
,
Michele Tartara
,
D. Melpignano
,
J. M. Zins
,
D. Siorpaes
,
H. Huebert
,
B. Stabernack
,
J. Brandenburg
,
M. Palkovic
,
P. Ra Ghavan
,
C. Ykman Couvreur
,
A. Bartzas
,
S. Xydis
,
D. Soudris
,
T. Kempf
,
G. Ascheid
,
R. Leupers H. Meyr
,
J. Ansari
,
P. Mahonen
,
E. B. Vanthournout
Cite
DOI
URL
«
»
Cite
×