An FPU design template to optimize the accuracy-efficiency-area trade-off

Publication
SUSTAINABLE COMPUTING