AES; Design Simulation; Fault Attacks; Setup Time Violation; Computer Science (Miscellaneous);

A combined design-time/test-time study of the vulnerability of sub-threshold devices to low voltage fault attacks
Cite DOI URL