Computer Arithmetic

Dynamic Power Consumption of the Full Posit Processing Unit: Analysis and Experiments
Cite DOI URL
Flexible and scalable FPGA-oriented design of multipliers for large binary polynomials
Cite DOI URL