Research groups
News
People
Projects
Publications
Join us
Network-on-Chip
A DVFS Cycle Accurate Simulation Framework with Asynchronous NoC Design for Power-Performance Optimizations
Network-on-Chip (NoC) is a flexible and scalable solution to interconnect multi-cores, with a strong influence on the performance of …
Davide Zoni
,
Federico Terraneo
,
William Fornaciari
Cite
DOI
URL
A Control-based Methodology for Power-performance Optimization in NoCs Exploiting DVFS
Networks-on-Chip (NoCs) are considered a viable solution to fully exploit the computational power of multi- and many-cores, but their …
Davide Zoni
,
Federico Terraneo
,
William Fornaciari
Cite
DOI
URL
A sensor-less NBTI mitigation methodology for NoC architectures
CMOS technology improvement allows to increase the number of cores integrated on a single chip and makes Network-on-Chips (NoCs) a key …
Davide Zoni
,
William Fornaciari
Cite
DOI
Cite
×